Introduction
Planar−lightwave−circuit switch (PLC−SW), employing thermo−optic (TO) effect of silica glass for light switch, is a very promising technique for communication applica− tions because of low insertion loss, high extinction ratio, long−term stability, and high reliability [1] [2] [3] [4] . There have been many matrix switches designed based on the TO ef− fect with low−loss, polarization insensitive operation, and good fabrication repeatability. For example, 8×8 matrix switches were fabricated by using a single Mach−Zehnder (MZ) switching unit and demonstrated well performance in transmission systems [5, 6] , so as an 8×8 matrix switch [7] and a 16×16 matrix switch [8] by the similar MZ switching unit. However, when scaled up, thermal ring switch may encounter issues related to large terminal numbers in the control circuit, fabrication error and non−accurate wavelength response. For example, if con− ventional driving circuits are employed for a 16×28 or even larger switch array, 448 or more terminals will be required for control. Such a large number of terminals would complicate the module structure and occupy a large area. On the other hand, when a DC−current is applied for balancing wavelength offset from fabrication error, the input power will result in a temperature eleva− tion of the neighbouring switches, thus changes the related refractive indices and therefore deviates wavelengths.
To solve the aforementioned issues, this paper pro− poses a novel architecture of high−selection−speed three− −dimensional−data−registration for driving large−array opti− cal packet switches. The 3D driving architecture can suc− cessfully reduce the total numbers of control pads into 31 for 1000 switches as well as the scanning time up to 67% reduction with a higher signal rising speed and smaller cir− cuit area. All the sub−circuits, including power control, digital I/O, analogue−to−digital converter, power drivers were integrated into a single CMOS IC. On the other hand, instead of DC current control, wavelength lock is realized by frequency modulated heating pulses for stabilization of temperature and fine−tune of wavelength from fabrication imperfection and environment fluctuation. This circuit has been designed, fabricated, and characterized. It is demon− strated not only the functionality in optical packet switches but also the consistency between simulation and ex− periment results.
IC design and principle

Design of 3D controller
In traditional control circuit design for thermal optical type switch array, each optical ring requires one heater for wave− length adjustment. As a result, when the optical switches scale up into a large array, the numbers of input/output ports will increase enormously. To handle large array of driving circuits for such a heater array, two dimensional (2D) circuit architecture was employed by traditional driving circuits to reduce the IO number from n*n into 2n + 1. However, this reduction still cannot meet the requirement for high speed signal scanning with low data accessing points when switch number is greater than 1000.
To achieve this, in this study, a 3D registration scheme to reduce the number of data accessing points, as well as scanning lines for large array optical packet switching chip with switch number more than 1000, is proposed. The total numbers of data accessing points will be N Y =´+ 3 1 3 , which is 31 for 1000 switches by the 3D novel design, the scanning time is reduced down to 33% The scanning speed is also increased by 3 times thanks to the great reduction of lines for 3D scanning, instead of 2D scanning. The property comparison among 1D, 2D, and 3D architectures is listed in Table 1 [9] . As the optical switch number increases, a higher order control circuit can effectively reduce the pad number. In addition, the shape and amplitude of the driving signal can be optimized to increase the speed of the response with low driving powers. In the proposed novel 3D design, different from the 2D one, as shown in Fig. 1 , the CMOS digital driver includes a clock−control circuit, a serial/parallel−conversion circuit, a latch circuit, a level shifter, a D/A converter comprised of a decoder, and an output buffer comprised of an operation amplifier. The D/A converter receives a grey−scale refe− rence voltage from an external source. The clock−control circuit receives control signals from an external control cir− cuit. Based on the received control signals, the clock−control circuit attends to control of the latch circuit, the D/A con− verter, and the output buffer by using a latch−control signal.
The general strategy that we employ is to integrate all relatively small−signal electronic functions into one ASIC to minimize the total number of the components. This strategy demonstrates that both the cost is lowered and the amount of the printed circuit board area is reduced. Based on this con− cept, a smart 3D multiplexed driver for optical packet switching chip with more than 1000 rings is proposed and the circuit architecture is shown in Fig. 1 . Three lines are employed to control the heating of one micro−ring, inclu− ding voltage, shift register, and data line. The relationship among the waveforms is shown in Fig. 2 . Each heater resis− tor requires a voltage line for the driving current flow and shares the same ground with other resistors. The resistors are individually addressable to provide unconstraint signal permutations by a serial data stream fed from the controller. The shift register is employed to shift a token bit from one group to another through AND gates to power the switch of a micro−ring group. The selection of a ring is thus a com− bined selection of the shift register for the group and the data for the specific ring. Such an arrangement allows en− coding one data line from the controller to provide data to all of the rings, permitting high−speed printing by shorten− ing the ring selection path and low IC fabrication cost from the greater reduction of circuit component numbers.
The received optical data information has to be converted into the data at an optimal transfer rate (frequency) in order to conform to the ring characteristics. To the end, the clock−con− trol circuit divides the 8−bit optical packet switching signals supplied to the data driver, as shown in Fig. 2 , with an aim at lowering the operation frequency. The serial/parallel−conver− sion circuit converts serial signals of a plurality of channels into parallel signals, and supplies the parallel signals to the latch circuit. The latch circuit temporarily stores the received parallel signals, and supplies them to the level shifter and the D/A converter at predetermined time.
In the signal flow design, optical switches are usually scanned over one by one without jumping on un−activity switches. As a result, for the optical packet switching chip with 448 optical switches, a 1−, 2−, or 3−dimensional circuit architecture will needs 448, 36, and 5 unit times for scan− ning over all of the switches. Therefore, the scanning time of the 3D multiplexing circuit from the first address line to the 16 th , as an example, takes only 5 units of clock time from the simulation result, much faster than that of the 2D configuration with 16 units of clock time. Thus, the maxi− mum scanning time for the 3D circuit will be reduced to 30% of that in the 2D case.
To simultaneously write signals into the driving circuit, multiplexing data latches and shift registers are employed by the application of commercially available CMOS ICs. Small numbers of shift registers, control logics, and driving circuits can be electrically connected and integrated with optical packet switching using standard CMOS processes. Figure 3 shows the driving circuit of the 3D architecture. The desired signal for "S" selections and "A" selections can be pre−regis− tered and latched in the circuit for one time writing.
Design of wavelength modulation and lock
In order to compensate the fabrication error of the thermal ring switch, a simple and practical phase−trimming technol− ogy was employed to avoid the need of electrical biasing.
The phase−trimming technique employs a local heating technology by the employment of a thin−film heater embed− ded under the optical ring in a feedback loop for the fine tune of the optical phase [10] . However, if DC bias is em− ployed in the phase control, the temperature of the neigh− bouring switch may encounter drift (cross talk) as well as slow response for temperature compensation. To lower down the cross talk effect, provide more accurate tempera− ture control, and to speed up thermal response of the optical ring, a frequency modulated heating scheme is employed by dynamic feedback of the frequency of heating pulses.
In this paper, PLC filter will usher as a model system for demonstration. A PLC filter is consisted of arrays of mi− cro−rings (MRs) [11] with the ring radii in the order of tens of micrometers, possessing extremely small−area and pro− viding the characteristic of high selectivity. Based on the de− Integrated CMOS system and thermally actuated optical switch for wavelength modulation/lock... sign of this device, a four−channel PLC filter is depicted with four MRs, as schematically shown in Fig. 4 [12] . The operation principle of this device is as the first column of the optical circuit (Fig. 4) is on, each MR drops the incoming signal lx into one of the output channels Ioutx when the MR resonance frequency matching that of the incoming signal. In this paper, the design, fabrication, and measurements of a four−channel thermally tuneable MR−based filter PLC controller is presented. In the wavelength modulation, thermal optic effect was employed to shift the resonance wavelength at the amount of Dl by tuning an effective index at different temperatures. This wavelength shift can be used to tune the passband to the desired wavelength. The principle of wavelength modu− lation is shown in Fig. 5 , illustrating that the elevation of temperature on one MR switch shifts the centre wavelength by Dl but remains the same free spectral range (FSR). The term FSR is borrowed from Fabry Perot interferometry, and describes the maximum spectral range one can arbitrarily resolve without the interference from the neighbouring sig− nals. On the other hand, a high extinction ratio can be ob− tained through the filtering effect from the MRs with a steep wavelength response. A relationship between the radius of the ring R, the effective group index n g , and the FSR is given by Eq. (1)
where l is the wavelength [13, 14] . Figure 5 also shows a narrow−band optical signal chan− nel comprised of a ring resonator evanescently side−coupled to a pair of waveguide. One waveguide serves as the input bus carrying a WDM signal stream. The other guide is the output or drop port. Power is transferred between wave− guides via the resonances of the ring. It is desirable to have ring resonances separated by a bandwidth larger than the optical communications window. One then achieves the goal of processing one signal by one device, without affect− ing any other channels. Numerical simulation of the instan− taneous electric field intensity pattern is in an ideal side− −coupled micro−ring resonator, at resonance. In these simu− lations, the waveguide core index is 2.06, while the cladding index is 1.452.
In temperature control, frequency modulation was em− ployed instead of voltage level modulation due to the sim− plicity of implementation by digital signals. Through fre− quency modulation, the temperature in the thermally tune− able PLC modules can be maintained almost constant and this will result in a more accurate centre wavelength for the optical communication channel. It also ensures rapid re− sponse of the PLC module as the heater has been modulated on and off in a high frequency (~MHz). As a result, the PLC module at room temperature was able to achieve a very small temperature fluctuation within 0.1°C which cannot be achieved by using traditional DC controls. To achieve the above goal by frequency modulation for accurate temperature control, this study employs a selection algorithm to select a proper waveform pre−stored in the lookup table in an ASIC chip, in which all waveforms have been simulated and optimized for different temperature situ− ations. Each drop and filter channel is assigned a tempera− ture for the desired wavelength shift. The temperature is maintained by a corresponding waveform from the result of the sum of three signals, including data (address), select, and power, as shown in Fig. 6. 
Experimental and results
Three dimensional controller
To demonstrate basic functions of the 3D controller, we de− signed and fabricated a controller module with 16×28 switches. The Y×Y matrix switch module requires Y2 elec− trical terminals to feed switching power to each cross−point individually. As a result, 448 terminals will be needed in the 16×28 matrix switch controller module. Since such a large number of terminals complicated the module structure, we developed a 16×28 matrix switch controller with a 3D driv− ing circuit that has a serial/parallel control signal of conver− sion function, as shown in Fig. 1 . As a result, we were able to reduce the number of electrical terminals to 5 control ter− minals and 1 power supply terminal. The controller was de− signed for a 0.35−μm CMOS process with a total circuit area of 1250×1250 μm, which is 80% of the circuit area by 2D configuration for 448 switches.
In the logic analysis, the relationship between the ASIC input and output is shown in Fig. 7 . The input signals in− clude DATA (signal for selected switch action), CLK1 (sig− nal to scan DATA signal), CLK2 (signal to latch DATA sig− nal or select), CTRL (signal to select enable type), as well as SETB (the time sequence to set up CTRL or power), and the output signals match the designed ASIC signals very well. It should also be pointed out that an attenuation function for power supply into each MR is also realized in the design. As a result, the designated switching power can be provided independently into each MR switching unit, thus flattening the output optical power levels even the input power levels are not uniform.
Wavelength modulation and lock
By using a commercial finite difference solver (CFD RC, USA) for thermo−optical problems, the temperature profile of the MR and the relative changes of refractive indices can be simulated, as shown in Fig. 10 . Although the temperature distribution on the ring is about 1°C, the average tempera− ture of the ring is employed as a reference for the tempera− ture control and the tolerance is within 0.1°C. To reduce overshooting and to obtain rapid set up of ring temperature, heating pulses with frequency modulation were employed. Through simulation, optimized driving signal can be ob− tained to maintain stable wavelength in 0.1 ms by accurate temperature modulation, as shown in Fig. 11 . The tempera− ture fluctuation can be controlled within 0.1°C, with a wave− length variation locked in 0.01 nm, as the measured result shown in Fig. 12 .
The micro−rings are made with the use of standard cleanroom fabrication technology. The fabrication of silicon nitride waveguides starts with a six inch diameter polished <100> silicon wafer. First a planar waveguide structure with Integrated CMOS system and thermally actuated optical switch for wavelength modulation/lock... a SiN(n = 2.06 at l = 1550 nm) core and SiO2(n = 1.452 at l = 1550 nm) cladding is formed. Finally, the heater layer is deposited by sputtering a platinum (Pt) thin film and pat− terned by photolithography and Pt wet−etch. Some results of temperature coefficient of resistance (TCR) measurements on platinum thin films are shown in Fig. 13 . The shift in the centre wavelength of the ring lc is a function of the differ− ence in effective index induced by heating the device that is given by Eq. (2)
In the wavelength modulation, temperature variation in− duced spectrum shift was measured [15] and the result is shown in Fig. 13 for the temperature changed from 29°C to 32°C, for which the thermal resonance shift is determined to be 0.1 nm/°C. The temperature fluctuation can be controlled within 0.1°C, with a wavelength variation locked in 0.01 nm. The measured values are FSR = 1.5 nm and the centre wavelength shift lc = 0.3 nm at the centre wavelength of l = 1534 nm [16] .
Conclusions
The next generation of optical networking requires optical switches with complex functionality, small size and low cost. In this paper, we have successfully designed and fabri− cated a silica−based 16×28 PLC−SW controller module in which we incorporated a switch chip based on PLC technol− ogy and new driving circuits with a serial−to−parallel signal Opto On the other hand, thermal−optical effect was employed for wavelength modulation in this optical switch. To reduce overshooting and to obtain rapid set up of ring temperature, heating pulses with frequency modulation were employed. A temperature variation within 0.1°C can be maintained by this design, which can provide a very accurate wavelength modulation to 0.3 nm within 0.01 nm variation.
